Time-to-Digital Converter with Direct Successive Charge Redistribution
نویسندگان
چکیده
Abstrac tIn the paper, the enhanced version of time-to-digital converter with self-timed successive charge redistribution is presented. In the proposed solution, time-to-charge mapping realized by constant rate charge accumulation is run concurrently to the charge redistribution in the binary-weighted capacitor array. By introducing concurrent charge accumulation and redistribution, the conversion is characterized by reduced conversion time and conversion time jitter, reduction of die area of the chip, and of the number of state transitions per a single conversion cycle.
منابع مشابه
A 0.027-mm2 Self-Calibrating Successive Approximation ADC Core in 0.18-µm CMOS
We present a 10-bit 1-MS/s successive approximation analog-to-digital converter core including a charge redistribution digitalto-analog converter and a comparator. A new linearity calibration technique enables use of a nearly minimum capacitor limited by kT/C noise. The ADC core without digital control blocks has been fabricated in a 0.18μm CMOS process and consumes 118 μW at 1.8 V power supply...
متن کاملEnhancement of SAR Algorithm for Analog to Digital Converter
Nowadays, the development of the IC technology resulted in a growth of digital systems. Thus, Analog to Digital converters have become important. The important criteria of an ADC are resolution, speed and power. Among them, speed plays an important role to be enabling faster and more reliable for data processing. This paper describes a successive approximation ADC that uses a charge-redistribut...
متن کاملEnergy-efficient and reference-free monotonic capacitor switching scheme with fewest switches for SAR ADC
A novel switching scheme for low energy charge-redistribution digital-to-analog converter (DAC) to be used in successive approximation register (SAR) analogue to-digital converters (ADCs) is presented which requires only 2 references, VREF and ground. With the monotonic capacitor switching procedure and C-2C dummy capacitor, the proposed switching scheme achieves 90.61% less switching energy, 7...
متن کاملA Digital Readout Technique for Capacitive Sensor Applications
The difference between two capacitors is measured digitally using a charge redistribution techrdque incorporating a comparator, MOS switches, a successive approximation register (SAR), and a dlgital-to-anaIog converter (DAC). The technique is insensitive to comparator offset and parasitic capacitance, and the effect of MOS switch charge injection is measured and canceled. Extensive measurements...
متن کامل2MS/s SPLIT SAR ADC USING 0.18um CMOS TECHNOLOGY
This paper focuses on Design and Implementation of 10 Bit, 2MS/s successive approximation Register (SAR) Analog to digital converter (ADC) using Split DAC architecture. This SAR ADC architecture is designed and simulated using GPDK 0.18um CMOS technology. It consists of different blocks like sample and hold, comparator, Successive Approximation Register (SAR) and Split Digital to analog convert...
متن کامل